

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7A




FIG. 7B

PN CODE		
	0	1
DATA SAMPLES	01	11
	10	10
	11	01

FIG. 7C




FIG. 8A

FIG. 8B is a block diagram of a system 845_k for processing a PN code. The system 845_k includes a processor 150, an accumulator 820_k, a PN clock signal k, a G1 coder 860, a G2 coder 860, a shift register 852, a tap selector 870, a passive correlator 230, and an epoch processing circuit 230. The G1 coder 860 includes a shift register 852 and a tap selector 870. The G2 coder 860 includes a shift register 862 and a tap selector 870. The system 845_k is configured to process a PN code k and generate an epoch event.

845_k




FIG. 8B

810




FIG. 9




FIG. 10




FIG. 11B is a block diagram of a carrier frequency synthesizer circuit 1114, in accordance with one embodiment of the present invention. The circuit 1114 includes a processor 150, a carrier increment register 1140, an adder 1150, a carrier accumulating register 1160, and a multiplexer 1116.

1114




FIG. 11B




FIG. 12




FIG. 13




FIG. 14